

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO. CONFIRM		
10/708,640 03/17/2004		Kun-Hong Chen	ADTP0116USA	2639	
27765	7590 08/18/2005		EXAMINER		
NORTH AMERICA INTELLECTUAL PROPERTY CORPORATION			NGUYEN, DAO H		
P.O. BOX 506 MERRIFIELD		ART UNIT	PAPER NUMBER		
<u> </u>	,	2818			
			DATE MAILED: 08/18/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applicat	ion No.	Applicant(s)			
			640	CHEN, KUN-HONG			
Office Action Summary		Examine	er	Art Unit			
		Dao H. N	lguyen	2813			
Th	e MAILING DATE of this commun	ication appears on th	ne cover sheet with the	correspondence address	· .		
•			· TO EVDIDE 2 MONTH	J(C) EDOM			
THE MAIL - Extensions after SIX (6 - If the period - If NO period - Failure to re Any reply re	ENED STATUTORY PERIOD F ING DATE OF THIS COMMUN of time may be available under the provisions) MONTHS from the mailing date of this common if for reply specified above is less than thirty (3 defor reply is specified above, the maximum states exply within the set or extended period for reply exceived by the Office later than three months a ent term adjustment. See 37 CFR 1.704(b).	ICATION. of 37 CFR 1.136(a). In no enunication. o) days, a reply within the statutory period will apply and will, by statute, cause the apply and	event, however, may a reply be atutory minimum of thirty (30) d will expire SIX (6) MONTHS from the polication to become ABANDON	timely filed lays will be considered timely. om the mailing date of this communications NED (35 U.S.C. § 133).	ion.		
Status	· .		1		,		
1)⊠ Res	ponsive to communication(s) file	ed on 18 May 2004.	·		<i>'</i> .		
, —		2b)⊠ This action is	non-final.	_			
• —	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
clos	ed in accordance with the pract	ce under <i>Ex parte</i> C	uayle, 1935 C.D. 11,	453 O.G. 213.			
Disposition of	of Claims			•			
• .	m(s) <u>1-15</u> is/are pending in the	nnlication			•		
•	Of the above claim(s) is/a		onsideration.				
	m(s) is/are allowed.						
<u> </u>	m(s) <u>1-15</u> is/are rejected.						
• —	m(s) is/are objected to.			•	•		
•	m(s) are subject to restri	ction and/or election	requirement.				
Application F	Papers				• ,		
• •	specification is objected to by the	e Evaminer					
, —	drawing(s) filed on <u>17 March 20</u>		ented or b) objected	I to by the Examiner.	÷ .		
-	licant may not request that any obje						
• •	lacement drawing sheet(s) including				l (d).		
•	oath or declaration is objected t				•		
Priority unde	er 35 U.S.C. § 119	•					
•	nowledgment is made of a claim	for foreign priority u	nder 35 U.S.C. § 119((a)-(d) or (f).	,		
·	Ⅱ b) Some * c) None of:		_		· .		
1.⊠	Certified copies of the priority	documents have be	en received.				
2.	Certified copies of the priority	documents have be	en received in Applica	ation No	-		
3.	Copies of the certified copies	of the priority docum	nents have been recei	ived in this National Stage			
	application from the Internation	•			•		
* See t	he attached detailed Office action	on for a list of the ce	rtified copies not recei	ved.	·		
			·				
Attachment(s)	References Cited (PTO-892)		4) Interview Summa	ary (PTO-413)			
' ' 	References Cited (P10-692) Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail	Date			
3) Informatio	n Disclosure Statement(s) (PTO-1449 o s)/Mail Date	·	5) Notice of Informa 6) Other:	al Patent Application (PTO-152)			

DETAILED ACTION

In response to the communications dated 03/17/2004 through 05/18/2004, claims
 1-15 are active in this application.

Foreign Priority

2. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Specification

3. The specification has been checked to the extent necessary to determine the presence of possible minor errors. However, the applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Art Unit: 2818

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. Claim(s) 1-2 and 4-15 are rejected under 35 U. S. C. § 102 (b) as being anticipated by U.S. Patent No. 6,558,993 to Ohtani et al.

Regarding claim 1, Ohtani discloses a thin-film transistor, as shown in figs. 1A, 4B, comprising:

a substrate 101;

a semiconductor layer (col. 9, lines 13-18) positioned on the substrate 101, the semiconductor layer comprising a channel region 104, two lightly doped drains 108, and two source/drain regions 109; and

a gate 105 positioned on the substrate 101, the two lightly doped drains 108 being symmetrically arranged with respect to the gate 105, either of the two gate edges being

overlapped with the adjacent lightly doped drain 108, neither of the junctions between the lightly doped drains 108 and the source/drain regions 109 being overlapped with the gate 105, and neither of the source/drain regions 109 being overlapped with the gate 105. See also col. 9, line 13 to col. 11, line 23.

Regarding claim 2, Ohtani discloses the thin-film transistor wherein the gate 105 is positioned above the semiconductor layer. See figs. 1, 4.

Art Unit: 2818

Regarding claim 4, Ohtani discloses the thin-film transistor further comprising an insulating layer 103 positioned between the gate 105 and the semiconductor layer. See figs. 1, 4.

Regarding claim 5, Ohtani discloses the thin-film transistor wherein the substrate comprises a glass substrate. See col. 4, line 59.

Regarding claim 6, Ohtani discloses the thin-film transistor wherein the gate 105 comprises a length A (of 0.1- $10\mu m$, col. 5, lines 60-62), the channel region 104 comprises a length B, the lightly doped drains 108 comprise a length C (of 0.2 – $4\mu m$, col. 9, lines 52-65) (in addition, according to figs. 1 and col. 9, lines 52-65, channel length would be B = A-C), and a correlation among these lengths is as following:

$$B+0.2C \le 0.5A \le B+0.8C$$

for at least at the point where A = $5\mu m$, C = $3.5\mu m$, and B = A-C = $1.5\mu m$. Specifically,

- B + 0.2C = $1.5 + 0.2*3.5 = 2.2\mu m$;
- B + $0.8C = 1.5 + 0.8*3.5 = 4.3 \mu m$; and
- $0.5A = 0.5*5 = 2.5\mu m$

Then, the expression B+0.2C \leq 0.5A \leq B+0.8C \Leftrightarrow 2.2 \leq 2.5 \leq 4.3 is satisfied.

Regarding claim 7, Ohtani discloses the thin-film transistor wherein the lightly doped drains 108 have an equal length. See figs. 1.

Art Unit: 2818

Regarding claim 8, Ohtani discloses the thin-film transistor wherein a length of the lightly doped drains 108 is approximately between (0.3-3.5)µm. See col. 9, lines 57-59.

Regarding claim 9, Ohtani discloses a thin-film transistor, as shown in figs. 1, 4, comprising:

a substrate 101;

a semiconductor layer (col. 9, lines 13-18) positioned on the substrate 101, the semiconductor layer comprising a channel region 104, two lightly doped drains 108, a source 109 and a drain 109;

an insulating layer 103 positioned on the semiconductor layer; and

a gate 105 positioned on the insulating layer 103, the gate 105 comprising a gate edge (left edge) overlapped with the lightly doped drain 108 adjacent to the drain 109, the gate 105 being not overlapped with the junction between the lightly doped drain 108 and the drain 109, and the gate 1085 being not overlapped with the drain 109. See also col. 9, line 13 to col. 11, line 23.

Regarding claim 10, Ohtani discloses the thin-film transistor wherein the gate 105 comprises another gate edge (right edge) overlapped with the lightly doped drain 108 adjacent to the source 109, but the gate 105 is not overlapped with the junction between

Art Unit: 2818

the lightly doped drain 108 and the source 109, and the gate is 105 not overlapped with the source 109. See figs. 1-4.

Regarding claim 11, Ohtani discloses the thin-film transistor wherein the substrate comprises a glass substrate. See col. 4, line 59.

Regarding claim 12, Ohtani discloses the thin-film transistor wherein the gate 105 comprises a length A (of 0.1- $10\mu m$, col. 5, lines 60-62), the channel region 104 comprises a length B, the lightly doped drains 108 adjacent to the drain comprise a length C (of 0.2 – $4\mu m$, col. 9, lines 52-65) (in addition, according to figs. 1 and col. 9, lines 52-65, channel length would be B = A-C), and a correlation among these lengths is as following:

$$B+0.2C \le 0.5A \le B+0.8C$$

for at least at the point where $A = 5\mu m$, $C = 3.5\mu m$, and $B = A-C = 1.5\mu m$. Specifically,

- B + 0.2C = $1.5 + 0.2*3.5 = 2.2\mu m$;
- B + $0.8C = 1.5 + 0.8*3.5 = 4.3\mu m$; and
- $0.5A = 0.5*5 = 2.5 \mu m$

Then, the expression B+0.2C \leq 0.5A \leq B+0.8C \Leftrightarrow 2.2 \leq 2.5 \leq 4.3 is satisfied.

Art Unit: 2818

Regarding claim 13, Ohtani discloses the thin-film transistor wherein the lightly doped drains 108 have an equal length. See figs. 1.

Regarding claim 14, Ohtani discloses the thin-film transistor wherein a length of the lightly doped drains 108 is approximately between 0.3-3.5µm. See col. 9, lines 57-59.

Regarding claim 15, Ohtani discloses the thin-film transistor wherein the lightly doped drains are symmetrically arranged with respect to the gate. See figs. 1-4.

Claim Rejections - 35 U.S.C. § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claim(s) 3 is rejected under 35 U.S.C. 103 (a) as being unpatentable over U.S. Patent No. 6,558,993 to Ohtani et al., in view of Yeh et al.

Regarding claim 3, Ohtani discloses the thin-film transistor comprising all claimed limitations, except for the gate being positioned below the semiconductor layer.

Art Unit: 2818

Yeh discloses a thin film transistor, as shown in figs. 1-2, comprising a semiconductor layer 22 having source/drain regions 27/28 and a channel therebetween. The thin film transistor of Yeh also has a buried gate electrode 25 positioned below the semiconductor layer 22.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the invention of Ohtani so that its gate electrode being a buried gate electrode as that of Yeh (such buried gate transistor is also very common in the art) in order to obtain a device with lower standby current, improved cell stability, and higher soft-error immunity (see col. 1, lines 12-17). Such modification would involve only routine skills in the art, and would result in a smaller size device.

Conclusion

- 8. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the day of this letter. Failure to respond within the period for response will cause the application to become abandoned (see M.P.E.P 710.02(b)).
- 9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dao H. Nguyen whose telephone number is (571)272-1791. The examiner can normally be reached on Monday-Friday, 9:00 AM 6:00 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner's

Art Unit: 2818

supervisor, David Nelms can be reached on (571)272-1787. The fax numbers for all communication(s) is 571-273-8300.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571)272-1625.

Bavid Nelms

Supervisory Patent Examiner Technology Center 2800

Dao H. Nguyen Art Unit 2818 August 9, 2005